module D_FlipFlop(
        input wire in,
        input wire clk,
        output reg out
    );
        always @(posedge clk)
            out <= in;
    endmodule
